

Dynamic Inference for Efficient Inference on Mobile and Embedded Systems

Geoff Merrett

Huawei Sweden Future of Wireless Workshop on AI (Session on Efficient AI)

11 March 2025 | Stockholm, Sweden

UNIVERSITY OF SOUTHAMPTON

University of Southampton

- ~30,000 students
- Top 100 universities worldwide (#80 QS'25)
- Founding member of UK's Russell Group

School of Electronics and Computer Science


- ~2,500 students
- ~300 PhD research students
- ~150 academics/faculty
- Top 3 in UK for Electronic Engineering
- 16 research groups/centres



RESEARCH INTERESTS


Resource management in mobile/embedded systems

- Typically heterogeneous multi-core systems with numerous operating points/configurations
- Matching to application/user QoE and/or QoS metric




Self-powered embedded sensing systems

- Typically ultra-constrained MCU systems, with variable power harvesting and limited storage
- Matching to system and application requirements




Increasingly, efficient AI as a workload in these domains



DYNAMIC INFERENCE FOR EFFICIENT EDGE INFERENCE

“Broad brush strokes...”



Acknowledgements

- **Lei Xun**, Anastasios Dimitriou, Sulaiman Sadiq, Hengrui Zhao, Mingyu Hu, ...
- EPSRC Funded Centre for Spatial Computational Learning <https://spatialml.net>

AI AT THE EDGE



Inference at the Edge

- Increased privacy
- Reliance on network connectivity/latency/bandwidth
- Reduced power/energy


The Edge* is Resource Constrained

- DNN models are computationally and memory-access intensive.
- Model compression (e.g. pruning, quantization, knowledge distillation), architecture search, distributed networks, frameworks, kernels, etc).

* Referring to the mobile/embedded edge in this presentation






Tan, Mingxing, and Quoc Le. "Efficientnet: Rethinking Model Scaling for Convolutional Neural Networks." *International conference on machine learning*. PMLR, 2019.



Lin, Ji, et al. "Mcnnet: Tiny Deep Learning on IoT Devices." *Advances in Neural Information Processing Systems* 33, 2020

DYNAMIC RESOURCE AVAILABILITY


- Model compression trades-off accuracy and latency (hardware-dependent)
- Modern heterogeneous platforms are dynamic:
 - Dynamic Hardware and Runtime Conditions (moving trade-off curve)
 - Dynamic Application Requirements (moving performance targets)



DYNAMIC/ADAPTIVE INFERENCE


- We need models that can adapt to platform/resource and workload diversity, to:
 - adapt to available system resources
 - adapt to application requirements
 - improve model reuse on similar platforms

meeting **latency**
power/energy requirements
accuracy




DYNAMIC DNNS


- Width scaling
- Dynamic bit-width/quantisation
- Channel scaling
- Resolution scaling



J. Yu, L. Yang, N. Xu, J. Yang, and T. Huang, "Slimmable Neural Networks" in ICLR, 2019.






J. Yu and T. Huang, "Universally slimmable networks and improved training techniques" ICCV, 2019.



S. Teerapittayanon, B. McDanel, and H.T. Kung, "BranchyNet: Fast inference via early exiting from deep neural networks" in ICPR, 2016.

OUR EARLY WORK

- Incremental training with group convolution pruning
- Adapted AlexNet (~320kB) on CIFAR10
- Odroid XU3 (4x A15 + 4x A7) + Nvidia Jetson Nano (4x Arm A57 + 128x Maxwell CUDA cores)





DYNAMIC OFA

Issues with dynamic networks

- Significant training time cost
- Conflict with the SOTA NAS model pipeline
- Inference inefficient on heterogeneous resources
 - GPUs prefer **shallow and wide** DNN architectures.
 - CPUs prefer **deep and narrow** DNN architectures.



Once-for-all

- Train model once for 10^{19} sub-networks with different accuracy-latency trade-offs
- Model architecture changes at a fine level (i/p resolution, kernel size, layer, channel)
- **Runtime search not feasible (and existing search designed for finding one model)**




DYNAMIC OFA

- Dynamic DNNs + Once-for-all = small number of best architectures




GPUs prefer **shallow and wide** DNN architectures, while CPUs prefer **deep and narrow** DNN architectures. So separated sampling is conducted.

ACCURACY-LATENCY TRADE-OFF



1 model with N
subnetworks that share
weights



[2] H. Cai, C. Gan, T. Wang, Z. Zhang, and S. Han, "Once-for-all: Train one network and specialize it for efficient deployment" in ICLR, 2020.

[6] T. Yang, S. Zhu, C. Chen, S. Yan, M. Zhang, and A. Willis, "MutualNet: Adaptive convnet via mutual learning from network width and resolution" in ECCV, 2020.

[5] J. Yu, L. Yang, N. Xu, J. Yang, and T. Huang, "Slimmable neural networks" in ICLR, 2019.




[12] J. Yu and T. Huang, "Universally slimmable net-works and improved training techniques" in ICCV, 2019.

[13] J. Yu and T. Huang, "Autoslim: Towards one-shot architecture search for channel numbers" in arXiv 1903.11728, 2019.

DYNAMIC TRANSFORMERS

- Also extended the idea to Dynamic-HAT, using Hardware-Aware Transformers (HAT) as a backbone.


- {512, 640} input embedding dimensions for the encoder/decoder
- {1024, 2048, 3072} number of hidden FFN dimensions
- {4, 8} number of attention heads in each Multi-Head Attention sub-layer
- {1, 2, 3, 4, 5, 6} number of decoder layers
- {-1, 1, 2} for arbitrary encoder-decoder attention: -1 means attending to last one encoder layer, 1 means last two encoder layers, 2 means last three encoder layers.




RUNTIME ADAPTATION

- Using approaches from previous work (PRiME), we could look at how to adapt and respond to changes.


Dynamic-OFA model shares GPU with App



2 Dynamic-OFA models share the GPU



IMPROVING RELIABILITY IN DISTRIBUTED DNNs




Model configurations:

Static DNN: ABCD

Dynamic DNN:

1. A
2. AB
3. ABC
4. ABCD


High Accuracy



Fluid Dynamic DNN:

1. A
2. AB
3. ABC*
4. ABC*D*
5. C*
6. C*D*

High Throughput




- A Fluid Dynamic DNN model trained by incremental training, reducing dependencies between sub-networks and enhancing reliability and adaptability.

INITIAL RESULTS

- Small DNN, MNIST dataset, evaluated on the CPU of Nvidia Jetson Xavier NX platform.

Dynamic DNN can still work when worker device fails, i.e. run the 50% model on the Master device at reduced accuracy but increased throughput

- Fluid Dynamic DNN can still work when any one devices fails, i.e. run the 50% model
- High-Throughput (HT) mode and High-Accuracy (HA) mode when no device fails





Static DNN fails when any device fails

ACCELERATING DYNAMIC NETWORKS

Are the advantages of dynamic networks realised on accelerated hardware?


- Input-dependent early-exit networks
- The **backbone** network, which is the 'static' original network.
- The **intermediate classifiers**, which are typically placed between layers and decide the parts of the DNN to be executed.



DECISION SUB-NETWORK DESIGN


Sequential Execution

- ✓ Reuses existing IP; lower area (and hence power) needs
- ✗ Increased latency when full depth is required
- ✗ Requires the intermediate output to be stored in memory




Parallel Execution

- ✓ No latency drop of the backbone execution
- ✓ Lower memory requirements
- ✗ Higher area (and hence power) requirements




ACCELERATING DYNAMIC NETWORKS - RESULTS

- VGG19 with BranchyNet on Cifar-10; Zynq UltraScale+ FPGA



Parallel 13% faster than pipeline


Early-exiting speeds up inference by at least 1.4x, with less than 1.5% loss of accuracy



Parallel consumes 10% more energy than pipeline

FPGA energy consumption reduced by 1.8x, despite the increase in power consumption.

- Similar trends across LeNet-5 (MNIST), AlexNet (CIFAR10), ResNet32 (CIFAR100) - for the latter, parallel 20% faster for 11% more energy





S. Teerapittayanon, B. McDanel, and H. T. Kung, "Branchynet: Fast inference via early exiting from deep neural networks," ICPR, 2016.

A. Dimitriou, L. Xun, J. Hare and G. V. Merrett, "Realisation of Early-Exit Dynamic Neural Networks on Reconfigurable Hardware," in IEEE TCAD

DYNAMIC INFERENCE ON MCUS

Can Dynamic Inference be effectively applied to MCUs?






- Constrained MCU-based systems powered from the environment
 - With minimal energy storage, the system operates intermittently



- Can dynamic DNNs offer a performance/latency trade-off for MCUs?
- Can we utilize this to enable systems to meet inference deadlines under variable/intermittent supply?





DYNAMIC INFERENCE ON MCUS: DualAdaptNet

- **Four** widths: Conv kernels divided into 4 groups
- **Two** depths: Exit 1 & Exit 2



RECONSIDERING THE MCU DESIGN SPACE

- Majority of existing MCU approaches are constrained by the size of internal memory
- TinyOps enables MCU inference of large models in external memory with internal memory like latency
- ImageNet classification with 6% higher accuracy and 2.1x low inference latency



CONCLUSIONS

- Efficient DNN deployment demands anticipating runtime changes, not just initial optimization.
- Dynamic DNNs enable flexibility and offer benefits, but highlight need for adaptable hardware, compilers, mapping, etc.
- We need improved approaches to manage resources in systems while providing *acceptable* performance

“ Companies will learn to make trade-offs between accuracy and computational efficiency, though that will have unintended, and antisocial, consequences too ”

John Naughton: Emeritus Professor of the Public Understanding of Technology at the Open University



YOUR QUESTIONS

Professor Geoff Merrett

e: gvm@ecs.soton.ac.uk

w: www.geoffmerrett.co.uk

 [@g_merrett](https://twitter.com/g_merrett)

UNIVERSITY OF
Southampton